NXP Semiconductors /MIMXRT1062 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B1_03

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B1_03

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: usb

1 (ALT1): Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of instance: qtimer3

2 (ALT2): Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2

3 (ALT3): Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif

4 (ALT4): Select mux mode: ALT4 mux port: ENET_1588_EVENT2_IN of instance: enet

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2

7 (ALT7): Select mux mode: ALT7 mux port: KPP_COL06 of instance: kpp

8 (ALT8): Select mux mode: ALT8 mux port: GPT2_CAPTURE1 of instance: gpt2

9 (ALT9): Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO03 of instance: flexio3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B1_03

Links

() ()